VHDL modeling for digital design synthesis

by Yu-Chin Hsu

The purpose of VHDL Modeling for Digital Design Synthesis is to introduce VHSIC Hardware Description Language (VHDL) and its use for synthesis. VHDL is a hardware description language which provide…