Digital Timing Macromodeling for VLSI Design Verification

by Jeong-Taek Kong

Digital Timing Macromodeling for VLSI Design Verification first of all provides an extensive history of the development of simulation techniques. It presents detailed discussion of the various tech…