Logic synthesis and verification algorithms

by Gary D. Hachtel

Logic Synthesis and Verification Algorithms blends mathematical foundations and algorithmic developments with circuit design issues. Each new technique is presented in the context of its applicatio…