IEEE standard for SystemVerilog--unified hardware design, specification, and verification language

by IEEE Computer Society. Design Automation Standards Committee

Abstract: This standard represents a merger of two previous standards: IEEE Std 1364-2005 Verilog hardware description language (HDL) and IEEE Std 1800-2005 SystemVerilog unified hardware design, s…