High Level Synthesis of ASICs under Timing and Synchronization Constraints

by David C. Ku

Computer-aided synthesis of digital circuits from behavioral level specifications offers an effective means to deal with increasing complexity of digital hardware design. High Level Synthesis of AS…